DS1004 line equivalent, 5-tap high speed silicon delay line.
All-silicon timing circuit Five equally delayed clock phases per input Precise tap-to-tap delay tolerances of ±0.5, ±0.75, or ±1 ns Input-to-tap 1 delay of 5 ns Delay tol.
Image gallery
TAGS
Download